

# DFT Checklist

ITEM	ADDRESSED? (Yes/No, description)
<b>General Information:</b>	
Block Name	
Est. gate count (gates/flops):	
Clock domains/frequencies	
Clock Inputs (name/off-state/external source):	
Reset Inputs (name/off-state):	
<b>Registers at boundaries:</b>	
Safe digital scan-mode values driven at digital → analog boundary?	
Reviewed with analog team?	
Document scan-conditioned signals	
Immediately registered Incoming signals at analog → digital boundary	
Uncovered combinational logic	
<b>Testmode input muxing</b>	
PLL bypass	
functional injection points	
Any others (list)	
Scan mode used to gate clock/resets	
<b>Observation testpoints</b>	
Analog testpoints	
Clock output muxes	
<b>Block Bypasses</b>	
Analog block bypasses (for calibration):	
<b>Initialization</b>	
Sequential logic resettable	
Sequential flush method (specify):	
<b>Design Practice Avoidance</b>	
Asynchronous logic	
Logic redundancy	
Delay dependent Logic	
Asynchronous self-resetting logic	
Data mixed with clock	
Tri-state buses	
<b>Scan Design</b>	
Full scan? (list un-scanned logic)	
Block-level test coverage	
At-speed scan supported?	
Transition delay test coverage	
Test Compression supported?	
Block-level chain length	
Number of scan chains	
Sense of 1st and last clocks	
Pin constraints	

False/multicycle paths?

SDC file transferred to DFT

Synthesis

Standard scripts used

DFT DRCs (list deviations)

Document scan-conditioned signals

### *Scan practices*

#### Clocks

Controlled from primary input

Gated in scan mode

Negative edge flops

Clock relationships

FIFOs?

#### Resets

Controlled from primary input

#### Memory (in scan mode)

Shadow logic covered

Control signals handled in scan

mode

### ***Embedded Memory (testing of)***

Memory instances

BISTed memories

Self-repairable memories

Non-BISTed memories

Custom memory test? (list)

### ***Embedded IP***

Examined against all DFT reqs

Scan models available

Memory Scan/BIST models available

Simulation models available