| Last visit was: It is currently Mon Feb 08, 2010 8:39 pm |
| Forum | Topics | Posts | Last post | |
|---|---|---|---|---|
Forum Related Topics |
||||
|
Forum Announcements
Forum Announcements from administrators and moderators |
5 |
5 |
Sat Dec 12, 2009 10:03 am |
|
|
Comments, Suggestions, Forum Requests
Give us your ideas for improving DFT Forum! |
1 |
1 |
Sat Oct 13, 2007 5:47 pm |
|
DFT Topics |
||||
|
Scan Design
Scan cell design, Scan architecture, Scan chain configuration, Scan chain ordering/reordering, Full vs Partial scan |
29 |
94 |
Sun Dec 06, 2009 3:11 pm |
|
|
ATPG and Fault Simulation
ATPG algorithms, Fault simulation algorithms, fault models, fault classes, fault coverage |
48 |
143 |
Wed Jan 06, 2010 6:36 am |
|
|
Test Compression
Compression methods, test length reduction, test volume reduction, test compactors, X-tolerance |
10 |
60 |
Wed May 13, 2009 8:57 am |
|
|
Transition and Delay Fault
Transition fault, path delay fault, gate delay fault, small delay defects, robust vs non-robust vs hazard free tests, spot delay defects, process variations |
5 |
15 |
Tue Sep 22, 2009 7:32 am |
|
|
Memory/Array Test
Memory test, Memory BIST, DRAM test, CAM test, BIST algorithms, Memory Faults, Redundancy and Repair |
9 |
33 |
Mon Nov 16, 2009 9:24 am |
|
|
Logic BIST
LFSR/MISR/CA based, test length, pseudo-random, weighted random, aliasing |
7 |
25 |
Mon May 04, 2009 7:52 am |
|
|
Core Test
Core-based testing, IP testing, isolation ring, test protocols, IEEE 1500 |
3 |
22 |
Wed Dec 17, 2008 8:26 am |
|
|
JTAG and Boundary Scan
IEEE 1149.1, IEEE 1149.6, BSDL, SJTAG, iJTAG, cJTAG |
11 |
39 |
Sat Nov 14, 2009 8:07 am |
|
|
DFT Tools
Commercial, Academic and Open Source Design-for-Test Tools |
1 |
1 |
Mon Dec 15, 2008 6:19 am |
|
|
Others
Other DFT concepts/topics |
9 |
20 |
Thu Mar 12, 2009 9:18 am |
|
Test Topics |
||||
|
IC Manufacturing, Reliability & Quality
DFM, yield prediction/enhancement, burn-in, |
2 |
7 |
Sun Jul 05, 2009 8:01 am |
|
|
Current Test
IDDQ, IDDx, current measurement devices, on-chip current monitors, DFT for low power designs |
1 |
4 |
Mon Jul 06, 2009 8:21 am |
|
|
High Speed IO Test
GHz/Gbps interface test, jitter and noise, eye diagram, source synchronous clocks, clock recovery, high speed instrumentation and measurement |
1 |
1 |
Sat Nov 14, 2009 7:55 am |
|
|
Analog / Mixed Signal Test
Gain, linearity, distortion, etc. for amplifiers, filters, PLLs, VCOs, and more. |
1 |
1 |
Thu Nov 12, 2009 9:21 am |
|
Miscellaneous |
||||
|
Networking / DFT Job Hotline
Post job openings and resumes here! |
2 |
4 |
Thu Oct 22, 2009 1:31 am |
|
|
DFT Humor and Facts
Jokes, Riddles, Quizzes, Interesting facts, Interview questions, etc. |
1 |
1 |
Tue Mar 10, 2009 11:57 am |
|
Who is online |
|
![]() |
In total there is 1 user online :: 0 registered, 0 hidden and 1 guest (based on users active over the past 5 minutes) Most users ever online was 46 on Mon May 26, 2008 7:09 pm Registered users: No registered users |
| Legend :: Administrators, Global moderators | |
Birthdays |
|
![]() |
No birthdays today |
Statistics |
|
![]() |
Total posts 476 | Total topics 147 | Total members 221 | Our newest member mangomamath |
![]() |
New posts | ![]() |
No new posts | ![]() |
Forum locked | ![]() |
Forum link |