DFT Digest

You are browsing the archives of CTL.

System on Chip design involves gathering functions from various sources: different teams, different vendors, doesn’t matter – there’s never enough documentation. System on Chip test, especially as increasing amounts of functionality is embedded, can become an intractable problem very quickly.

If you’ve ever been involved with device test or design for test, you’re very likely familiar with at least one of these acronyms – most probably WGL (Waveform Generation Language). If you’ve been in practice in the last 10 years, you’ve at least heard of STIL (Standard Test Interface Language).
How much do you know [...]